

THE 69TH SYMPOSIUM ON SEMICONDUCTORS  
AND INTEGRATED CIRCUITS TECHNOLOGY  
ADVANCED PROGRAM

Thursday, December 15 10:00 ~ 16:45

<10:00 ~ 10:05> Opening remarks by symposium chair

<10:05 ~ 10:55>

1. Hybrid Low-k/Cu Damascene Process for 45-32nm  
Technology Node Using Self-Assembled Porous Ultra  
Low-k Films

S. Chikaki<sup>1</sup>, M. Shimoyama<sup>1</sup>, R. Yagi<sup>1</sup>, T. Yoshino<sup>2</sup>, T. Ono<sup>1</sup>,  
A. Ishikawa<sup>1</sup>, N. Fujii<sup>1</sup>, N. Hata<sup>2</sup>, T. Nakayama<sup>1</sup>, K. Kohmura<sup>1</sup>,  
H. Tanaka<sup>1</sup>, Y. Shishida<sup>1</sup>, J. Kawahara<sup>1</sup>, T. Yamanishi<sup>1</sup>,  
H. Matsuo<sup>1</sup>, Y. Seino<sup>2</sup>, S. Takada<sup>2</sup>, N. Kunimi<sup>1</sup>, Y. Uchida<sup>1</sup>,  
S. Hishiya<sup>1</sup>, K. Kinoshita<sup>1</sup>, and T. Kikkawa<sup>2,3</sup>

<sup>1</sup>MIRAI(ASET), <sup>2</sup>MIRAI(AIST), <sup>3</sup>Hiroshima Univ. (Invited)

<10:55 ~ 11:45>

2. UV-Cured ULK Materials for Mechanically Reliable  
Cu/ULK Interconnect

T. Furusawa<sup>1</sup>, N. Miura<sup>1</sup>, M. Matsumoto<sup>1</sup>, K. Goto<sup>1</sup>, S. Hashii<sup>2</sup>,  
Y. Fujiwara<sup>1</sup>, K. Yoshikawa<sup>1</sup>, K. Yonekura<sup>1</sup>, Y. Asano<sup>1</sup>, T. Ichiki<sup>1</sup>,  
N. Kawanabe<sup>1</sup>, T. Matsuzawa<sup>1</sup>, and M. Matsuura<sup>1</sup>

<sup>1</sup>Renesas, <sup>2</sup>Renesas Semiconductor Engineering (Invited)

<11:45 ~ 12:45> Lunch

<12:45 ~ 13:35>

3. Influence of CMP Process on Defects in SiOC Films and  
TDDB Reliability

Y. Yamada, N. Konishi, J. Noguchi, T. Jimbo, and O. Inoue  
Hitachi (Invited)

<13:35 ~ 14:00>

4. The Competitive Reaction between Slurry and Cleaning  
Solution

A. Ueno<sup>1</sup>, S. Uekusa<sup>1</sup>, and M. Kodera<sup>2</sup>  
<sup>1</sup>Meiji Univ., <sup>2</sup>Toshiba

<14:00 ~ 14:25>

5. Analysis of MBT Adsorption Layers on Copper Surface by  
Spectroscopic Ellipsometry

H. Nishizawa<sup>1</sup>, O. Sugiura<sup>2</sup>, Y. Matsumura<sup>3</sup>, and M. Kinoshita<sup>3</sup>  
<sup>1</sup>Tokyo Inst. of Tech., <sup>2</sup>Chiba Inst. of Tech., <sup>3</sup>Nitta Haas

<14:25 ~ 14:40> Break

<14:40 ~ 15:30>

6. Electromigration Mass Transport Mechanism of Cu and Al  
Damascene Interconnects.

T. Usui  
Toshiba (Invited)

<15:30 ~ 15:55>

7. Increase of Cu Line Resistance Caused by Pd Activation  
in Electroless CoWP Plating

X. Wang<sup>1</sup>, A. Owatari<sup>1</sup>, T. Ishibashi<sup>1</sup>, D. Takagi<sup>1</sup>, J. Tsujino<sup>1</sup>,  
T. Koba<sup>1</sup>, H. Ono<sup>1</sup>, N. Chikazawa<sup>1</sup>, T. Ishigami<sup>2</sup>, S. Kondo<sup>2</sup>,  
and N. Kobayashi<sup>2</sup>  
<sup>1</sup>Ebara, <sup>2</sup>Selete

<15:55 ~ 16:20>

8. Fabrication of the Electroless NiMoB Films as a Diffusion  
Barrier Layer on the Low-k Substrate

T. Masuda<sup>1</sup>, M. Yoshino<sup>1</sup>, S. Wakatsuki<sup>1</sup>, J. Sasano<sup>1</sup>,  
I. Matsuda<sup>1</sup>, Y. Shacham-Diamond<sup>1,2</sup>, and T. Osaka<sup>1</sup>  
<sup>1</sup>Waseda Univ., <sup>2</sup>Tel-Aviv Univ.

<16:20 ~ 16:45>

9. Novel Cu Surface Cleaning Technology Using Extremely  
Low Oxygen Pressure

K. Endo, N. Shirakawa, Y. Yoshida, T. Mino, E. Gofuku,  
and E. Suzuki  
AIST

<17:00 ~ 18:30> Banquet and Award Ceremony

\*\*\* \*\*

Friday, December 16 10:00 ~ 16:50

<10:00 ~ 10:50>

10. Research and Development on Next-Generation  
Nonvolatile Memory in ETRI

B.G. Yu, S.M. Yoon, S.O. Ryu, S.Y. Lee, Y.S. Park, K.J. Choi,  
and N.Y. Lee

ETRI (Invited)

11. Interface Engineering of Colossal Electro-Resistance  
Memory

A. Sawa<sup>1</sup>, T. Fujii<sup>1,2</sup>, M. Kawasaki<sup>1,2</sup>, Y. Tokura<sup>1,3</sup>  
<sup>1</sup>AIST, <sup>2</sup>Tohoku Univ., <sup>3</sup>Tokyo Univ. (Invited)

<11:40 ~ 12:45> Lunch

<12:45 ~ 13:10>

12. Solid Electrolyte Nanometer Switch

N. Banno<sup>1,2</sup>, T. Sakamoto<sup>1,2</sup>, S. Kaeriyama<sup>1</sup>, M. Mizuno<sup>1</sup>,  
H. Kawaura<sup>1,2</sup>, T. Hasegawa<sup>3,2</sup>, K. Terabe<sup>4,2</sup>, M. Aono<sup>3,2</sup>  
<sup>1</sup>NEC, <sup>2</sup>JST, <sup>3</sup>NIMS

<13:10 ~ 13:35>

13. Spin Transfer Torque Magnetization Switching  
for the next generation MRAMs

K. Ito<sup>1</sup>, J. Hayakawa<sup>1,2</sup>, H. Takahashi<sup>1,2</sup>, S. Ikeda<sup>2</sup>, Y.M. Lee<sup>2</sup>,  
R. Sasaki<sup>2</sup>, T. Meguro<sup>2</sup>, F. Matsukura<sup>2</sup>, H. Ohno<sup>2</sup>,  
T. Devolder<sup>3</sup>, and C. Chappert<sup>3</sup>  
<sup>1</sup>Hitachi, <sup>2</sup>Tohoku Univ., <sup>3</sup>Universite Paris Sud

<13:35 ~ 13:45> Break

<13:45 ~ 14:35>

14. Dual Workfunction Ni-Silicide/HfSiON Gate Stacks by  
Phase-Controlled Full-Silicidation (PC-FUSI) Technique  
T. Tatsumi, M. Terai, K. Takahashi, K. Manabe, T. Hase,  
T. Ogura, M. Saitoh, T. Iwamoto, and H. Watanabe  
NEC (Invited)

<14:35 ~ 15:00>

15. A Comprehensive Study of Ni Fully Silicided (Ni-FUSI)  
Metal Gates for High-performance CMOS Devices

<sup>1</sup>K. Hosaka, <sup>1</sup>T. Kurahashi, <sup>2</sup>K. Kawamura, <sup>1</sup>T. Aoyama,  
and <sup>1</sup>K. Suzuki  
<sup>1</sup>Fujitsu Lab., <sup>2</sup>Fujitsu.

<15:00 ~ 15:25>

16. Characterization of Metal-germanide Gate Electrodes  
Formed by FUGE (Fully Germanided) Process

Y. Tsuchiya, M. Koyama, J. Koga, and A. Nishiyama  
Toshiba

<15:25 ~ 15:35> Break

<15:35 ~ 16:00>

17. Strained-Silicon MOSFETs of Low Leakage Current and  
High Breakdown Voltage for RF/Analog Applications.

N. Sugii<sup>1</sup>, M. Kondo<sup>2</sup>, M. Miyamoto<sup>1</sup>, Y. Hoshino<sup>2</sup>, M. Hatori<sup>2</sup>,  
W. Hirasawa<sup>3</sup>, Y. Kimura<sup>1</sup>, S. Kimura<sup>1</sup>, Y. Kondo<sup>2</sup>, and I. Yoshida<sup>2</sup>  
<sup>1</sup>Hitachi, <sup>2</sup>Renesas, <sup>3</sup>Renesas Eastern Japan Semiconductor.

<16:00 ~ 16:50>


18. Strained-Si/SiGe/Ge-On-Insulator CMOS Device  
Technologies.

S. Takagi<sup>1,2</sup>  
<sup>1</sup>MIRAI (AIST), <sup>2</sup>Tokyo Univ. (Invited)

<16:50> Closing remarks

## Kikai-Shinko Kaikan, Japan

3-5-8, Shiba Park, Minato-ku, Tokyo, 105-0011, Japan  
Tel. +81-3-3434-8216




### Access to Kikai-Shinko Kaikan Tokyo

Subway: 7 minutes walk from Kamayacho Station  
(Hibiya line)

7 minutes walk from Onarimo Station  
(Toei Mita line)

7 minutes walk from Akabanebashi Station  
(Toei Oedo line)

JR: 10 minutes walk from Hamamatsucho Station



Symposium Chair; Shunri Oda,  
(Tokyo Institute of Technology),  
Program Chair; Norikatsu Takaura  
(Hitachi)

### Electronic Materials Committee

Chairperson: S. Oda (Tokyo Inst. of Tech.)

Domestic Members:

N. Awaya (Sharp),  
H. Inoue (ASM Japan),  
M. Inoue (Nippon Sanso),  
O. Okada (Canon ANELVA),  
T. Kanaoka (Renesas),  
T. Kubo (Sumitomo Mitsubishi Silicon),  
M. Kubota (Matsushita Electric),  
K. Kobayashi (Tokai Univ.),  
I. Sato (Tokyo Ohka Kogyo),  
K. Honma (Sanyo),  
H. Matsushashi (Oki Electric Industry),  
T. Hayashi (ULVAC Japan),  
T. Honma (Waseda Univ.),  
T. Masui (Shin-Etsu Handotai),  
S. Mori (Nikon),  
R. Nakata (Toshiba Semiconductor),  
S. Nozawa (Sony),  
S. Hosaka (Tokyo Electron),  
S. Samukawa (Tohoku Univ.),  
S. Shima (Ebara)

Overseas Member:


M. Yoshida (Samsung)

Secretariat, Electronic Materials Committee,  
The Electrochemical Society of Japan,  
Arusu Ichigaya 202,4-8-30, Kudan-minami,  
Chiyoda-ku, Tokyo 102-0074, Japan  
(Tel.+81-3-3234-4213, Fax.+81-3-3234-3599)

### Hotels near Kikai-Shinko Kaikan

A: Shiba Park Hotel Tel. +81-3-3433-4141

B: Tokyo Prince Hotel Tel. +81-3-3432-1111



## ADVANCED PROGRAM

### THE 69TH SYMPOSIUM ON SEMICONDUCTORS AND INTEGRATED CIRCUITS TECHNOLOGY

Kikai Shinko Kaikan,  
Tokyo, Japan  
December 15-16, 2005

Organized by:

Electronic Materials Committee,  
The Electrochemical Society of Japan.

The 69th Symposium on Semiconductors and Integrated Circuits Technology will be held on December 15-16, 2005 in Tokyo, Japan. This symposium brings together scientists and engineers to discuss advances in the field of semiconductors and integrated circuits technology. The official languages of the symposium are Japanese and English. A proceedings volume will be published. Papers are solicited on "Advanced metal, process, and evaluation technology" and "Novel materials device and memory technology".