

**THE 70TH SYMPOSIUM ON SEMICONDUCTORS
AND INTEGRATED CIRCUITS TECHNOLOGY
ADVANCED PROGRAM**

Thursday, July 6 10:15 ~ 17:00


- <10:15 ~ 10:20> Opening remarks by symposium chair
<10:20 ~ 11:10>
1. Issues for HfSiON Gate Dielectric for Near-future CMOS Devices
M. Koyama, M. Koike, T. Ino, Y. Kamimuta, R. Iijima, and A. Nishiyama
Toshiba **(Invited)**
- <11:10 ~ 12:00>
2. Nano-scale Evaluations for Degradation Phenomena in Gate Insulators Using Conductive-AFM
S. Zaima¹, A. Seko¹, Y. Watanabe², M. Sakashita¹, A. Sakai¹, and M. Ogawa¹
¹Nagoya Univ., ²Toyota Central R&D Lab. **(Invited)**
- <12:00 ~ 12:25>
3. V_{th}-tunable CMIS Platform with High-k Gate Dielectrics and Variability Effect for 45nm Node
T. Hayashi, M. Mizutani, M. Inoue, J. Yugami, J. Tsuchimoto, M. Anma, S. Komori, K. Tsukamoto, Y. Tsukamoto, K. Nii, Y. Nishida, H. Sayama, T. Yamashita, H. Oda, T. Eimori, and Y. Ohji
Renesas Tech.
- <12:25 ~ 13:30> Lunch
- <13:30 ~ 14:20>
4. Tsukuba Semiconductor Consortium
H. Watanabe
Semiconductor Leading Edge Tech. **(Invited)**
- <14:20 ~ 14:45>
5. A Study of TiN Metal Gate Electrodes Formed by Divided CVD Technique for pMISFETs
S. Sakashita, T. Kawahara, M. Mizutani, M. Inoue, S. Yamanari, Y. Nishida, K. Mori, N. Murata, K. Honda, J. Tsuchimoto, J. Yugami, and K. Fujiwara
Renesas Tech.

- <14:45 ~ 15:10>
6. Work Function Control of HfN Gate Electrode
T. Kurahashi, M. Sakamoto, Y. Sakita, and Y. Mishima
Fujitsu Lab.
- <15:10 ~ 15:20> Break
- <15:20 ~ 16:10>
7. Plasma Doping
B. Mizuno¹, Y. Sasaki¹, C.G. Jin¹, K. Okashita¹, H. Ito¹, K. Tsutsui², and H. Iwai²
¹Ultimate Junction Tech., ²Tokyo Inst. of Tech. **(Invited)**
- <16:10 ~ 16:35>
8. New Stress Inducing Technique of Epitaxial Si on Recessed S/D Fabricated in Substrate Strained-Si on <100>-channel on Rotated Wafers
T. Sanuki¹, H. Tanaka¹, K. Oota², O. Fujii¹, R. Yamaguchi¹, K. Nakayama¹, Y. Morimasa¹, Y. Takasu¹, J. Idebuchi¹, N. Nishiyama¹, H. Fukui¹, H. Yoshimura¹, K. Matsuo¹, I. Mizushima¹, H. Ito¹, Y. Takegawa¹, M. Saito², M. Iwai¹, N. Nagashima², and F. Matsuoka¹
¹Toshiba, ²Sony
- <16:35 ~ 17:00>
9. Analysis of Nano-Scale CMOS Device with TCAD Simulation
R. Tanabe, Y. Ashizawa, and H. Oka
Fujitsu Lab.
- <17:15 ~ 18:45> Banquet and Award Ceremony
*** **
- Friday, July 7 10:20 ~ 17:00
- <10:20 ~ 11:10>
10. Fusion of Semiconductor and MEMS
K. Okumura
Univ. of Tokyo **(Invited)**
- <11:10 ~ 11:35>
11. Polymer Abrasive Slurry for Cu-CMP
S. Nakamura, K. Shindo, S. Fujii, A. Eto, and T. Ishizuka
Mitsui Chemicals

- <11:35 ~ 12:25>
12. Development of CMP Process for Cu / Porous Low-k Interconnect
T. Nishioka and H. Yano
Toshiba **(Invited)**
- <12:25 ~ 13:30> Lunch
- <13:30 ~ 14:20>
13. Advanced LSI BEOL Module Technology for Ubiquitous Applications
Y. Hayashi
NEC **(Invited)**
- <14:20 ~ 14:45>
14. Fracture Property Improvements of Porous Low-k Dielectrics
T. Kokubo, M. Sekiguchi, and Y. Takahashi
JSR
- <14:45 ~ 15:10>
15. Comparison between UV and EB Cure Method for Porous PAr/Porous MSX Hybrid Structure
M. Shimada, K. Fujita, S. Nakao, T. Sakanaka, and H. Miyajima
Toshiba
- <15:10 ~ 15:20> Break
- <15:20 ~ 16:10>
16. Self-forming Barrier Process for the 45nm Technology Node using Cu Alloy Metallization
J. Koike
Tohoku Univ. **(Invited)**
- <16:10 ~ 17:00>
17. Stress Migration Phenomena in Cu/Low-k Interconnects
T. Nakamura¹, T. Suzuki¹, T. Kouno², and H. Tsuchikawa¹
¹Fujitsu Lab., ²Fujitsu **(Invited)**
- <17:00> Closing remarks

Kikai-Shinko Kaikan, Japan

3-5-8, Shiba Park, Minato-ku, Tokyo, 105-0011, Japan
Tel, +81-3-3434-8216




Access to Kikai-Shinko Kaikan Tokyo

Subway: 7 minutes walk from Kamiyacho Station
(Hibiya line)

7 minutes walk from Onarimon Station
(Toei Mita line)

7 minutes walk from Akabanebashi Station
(Toei Oedo line)

JR: 10 minutes walk from Hamamatsucho Station



Symposium Chair: Shunri Oda,
(Tokyo Inst. of Technol.),

Program Chair: Yoshiyuki Suda
(Tokyo Univ. of Agric. and Technol.)

Electronic Materials Committee

Chair: S. Oda (Tokyo Inst. of Technol.)

Vice Chair: Y. Suda (Tokyo Univ. of Agric. and Technol.)


Members:

N. Awaya (Sharp),
D. Fukushi (Eudyna Devices),
T. Hayashi (ULVAC Japan),
T. Honma (Waseda Univ.),
S. Hosaka (Tokyo Electron Limited),
H. Inoue (ASM Japan),
M. Inoue (Nippon Sanso),
T. Kanaoka (Renesas),
K. Kikuta (NEC),
K. Kobayashi (Tokai Univ.),
M. Kosuda (CANONANELVA),
T. Kubo (Sumitomo Mitsubishi Silicon),
M. Kubota (Matsushita Electric),
H. Matsuhashi (Oki Electric Industry),
T. Masui (Shin-Etsu Handotai),
H. Miyajima (Toshiba Semiconductor),
S. Mori (Nikon),
S. Nozawa (Sony),
S. Samukawa (Tohoku Univ.),
S. Shima (Ebara),
Y. Sugiyama (Fujitsu),
N. Takaura (Hitachi),
K. Taniguchi (Osaka Univ.),
K. Wakiya (Tokyo Ohka Kogyo),
M. Yamaguchi (Kaneka),
M. Yoshimaru (STARC),
Overseas Member:
M. Yoshida (Samsung)

Secretariat, Electronic Materials Committee,
The Electrochemical Society of Japan,
Arusu Ichigaya 202,4-8-30, Kudan-minami,
Chiyoda-ku, Tokyo 102-0074, Japan
(Tel.+81-3-3234-4213, Fax.+81-3-3234-3599)

Hotels near Kikai-Shinko Kaikan

A: Shiba Park Hotel Tel. +81-3-3433-4141
B: Tokyo Prince Hotel Tel. +81-3-3432-1111



ADVANCED PROGRAM

THE 70TH SYMPOSIUM ON SEMICONDUCTORS AND INTEGRATED CIRCUITS TECHNOLOGY

Kikai Shinko Kaikan,
Tokyo, Japan
July 6-7, 2006

Organized by:

Electronic Materials Committee,
The Electrochemical Society of Japan

The 70th Symposium on Semiconductors and Integrated Circuits Technology will be held on July 6-7, 2006 in Tokyo, Japan. This symposium brings together scientists and engineers to discuss advances in the field of semiconductors and integrated circuits technology. The official languages of the symposium are Japanese and English. A proceedings volume will be published. Papers are solicited on "Advanced back-end and front-end processes and their related technologies and evaluation technology" and "Novel materials, device and process technologies".